Diierential Pll for Wireless Applications Using Diierential Cmos Lc-vco and Diierential Charge Pump
نویسندگان
چکیده
ADi erentially controlled monolithic LC-VCO along with a di erential charge pump are used to implement a di erential PLL for substrate noise immunity. The di erential VCO control is achieved with minimal increase in the power consumption and without sacri cing the tuning range. In a 0.5 m CMOS technology the measured VCO phase noise is -119dBc @1.0MHz and the tuning range is 26% of the 1.25GHz center frequency, at a total power consumption of 4.0mA from 3V supply. The common mode rejection of the VCO control lines is more than 2000 at DC. The new di erential charge pump architecture provides commonmode correction without the need for a clean reference.
منابع مشابه
Low Phase Noise Cmos Pll Frequency Synthesizer Design and Analysis
Title of dissertation: LOW PHASE NOISE CMOS PLL FREQUENCY SYNTHESIZER DESIGN AND ANALYSIS Xinhua He, Doctor of Philosophy, 2007 Dissertation directed by: Professor Robert Newcomb Department of Electrical and Computer Engineering The phase-locked loop (PLL) frequency synthesizer is a critical device of wireless transceivers. It works as a local oscillator (LO) for frequency translation and chann...
متن کاملDesign of Low Phase Noise Low Power CMOS Phase Locked Loops
Phase locked loop (PLL) is one of the most critical devices in modern electronic systems. PLLs are widely used as clock generator or frequency synthesis in communication systems, computers, radio and other electronic applications. Phase noise represents the phase variations of a PLL output signal and is the most important characteristic of PLLs because it reflects the stability of PLL systems. ...
متن کاملA Fast-Locking Analog PLL With Deskew Buffer
In this paper, PLL are most frequently used for Local Oscillator (LO) signal generation in wireless radio transceivers to down convert the carrier frequency to lower or intermediate frequency . The input reference frequency is 6.4 MHz. The architecture used for the design of Frequency synthesizer was Integer-N architecture. This was designed using 0.25 μm technology. The VCO designed was a CMOS...
متن کاملA Study on Fast Locking and Wideband PLL
In this paper , a dual-slope phase frequency detector and charge pump architecture for fast locking of PLL is proposed and analyzed. The proposed PLL circuit is designed based on the 0.11um CMOS process with 1.2V supply voltage. The modified delay cell circuit of Ring Oscillator is used in the design of VCO and the frequency range of VCO is from 23MHz to 522MHz. This frequency synthesizer has a...
متن کاملDesign and Analysis of Low Power Phase Locked Loop Based Frequency Synthesizer using Cadence Tool
The CMOS PLL based Frequency Synthesizer is a vital role in Receiver front end Sub component. The main objective of this paper is to design a high frequency of oscillation, less phase noise and power efficient PLL. In general, the PLL contains PFD, Loop Filter, VCO and Frequency Divider. The VCO is a critical component in Phase Locked Loop for low power CMOS designs. Here the Source Coupled VCO...
متن کامل